Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter

碩士 === 國立高雄應用科技大學 === 電子工程系碩士班 === 103 === This paper presents a design of single-inductor dual-output dc-dc buck converter using pulse width modulation technology. To reduce the cost and Electromagnetic interference, the design only uses one inductor and two dc voltage output are available. This re...

Full description

Bibliographic Details
Main Authors: Chen,Ci-Hao, 陳琦澔
Other Authors: Wang,Hung-Yu
Format: Others
Language:zh-TW
Published: 2015
Online Access:http://ndltd.ncl.edu.tw/handle/78316321374232360660
id ndltd-TW-103KUAS0393067
record_format oai_dc
spelling ndltd-TW-103KUAS03930672016-09-25T04:04:57Z http://ndltd.ncl.edu.tw/handle/78316321374232360660 Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter 積體式單電感雙輸出降壓型 直流-直流轉換器之設計與實作 Chen,Ci-Hao 陳琦澔 碩士 國立高雄應用科技大學 電子工程系碩士班 103 This paper presents a design of single-inductor dual-output dc-dc buck converter using pulse width modulation technology. To reduce the cost and Electromagnetic interference, the design only uses one inductor and two dc voltage output are available. This regulator IC is fabricated in TSMC 0.35μm 2P4M 3.3V/5V Mixed Signal CMOS technology. The system level and circuit level are verified with MATLAB and HSPICE software, respectively. A soft start-up circuit and a zero current detection circuit are designed to avoid the excess large switching current at the start-up of the regulator and cause power loss by the reverse inductor current conduction. Simulation results shows the regulator can output 1.8 V and 1.2 V voltages in pulse width modulation mode with switching frequency of 1MHz when input voltage is within 2.7-4.2 V. This converter works under voltage control mode since it has better noise immunity compared to current control mode. When the input voltage is 2.7 V, the output load currents are 50mA and 50mA, and its efficiency is 94%. Wang,Hung-Yu 王鴻猷 2015 學位論文 ; thesis 116 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立高雄應用科技大學 === 電子工程系碩士班 === 103 === This paper presents a design of single-inductor dual-output dc-dc buck converter using pulse width modulation technology. To reduce the cost and Electromagnetic interference, the design only uses one inductor and two dc voltage output are available. This regulator IC is fabricated in TSMC 0.35μm 2P4M 3.3V/5V Mixed Signal CMOS technology. The system level and circuit level are verified with MATLAB and HSPICE software, respectively. A soft start-up circuit and a zero current detection circuit are designed to avoid the excess large switching current at the start-up of the regulator and cause power loss by the reverse inductor current conduction. Simulation results shows the regulator can output 1.8 V and 1.2 V voltages in pulse width modulation mode with switching frequency of 1MHz when input voltage is within 2.7-4.2 V. This converter works under voltage control mode since it has better noise immunity compared to current control mode. When the input voltage is 2.7 V, the output load currents are 50mA and 50mA, and its efficiency is 94%.
author2 Wang,Hung-Yu
author_facet Wang,Hung-Yu
Chen,Ci-Hao
陳琦澔
author Chen,Ci-Hao
陳琦澔
spellingShingle Chen,Ci-Hao
陳琦澔
Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter
author_sort Chen,Ci-Hao
title Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter
title_short Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter
title_full Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter
title_fullStr Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter
title_full_unstemmed Design and Implementation of Integrated Single Inductor Dual-Output Buck DC-DC Converter
title_sort design and implementation of integrated single inductor dual-output buck dc-dc converter
publishDate 2015
url http://ndltd.ncl.edu.tw/handle/78316321374232360660
work_keys_str_mv AT chencihao designandimplementationofintegratedsingleinductordualoutputbuckdcdcconverter
AT chénqíhào designandimplementationofintegratedsingleinductordualoutputbuckdcdcconverter
AT chencihao jītǐshìdāndiàngǎnshuāngshūchūjiàngyāxíngzhíliúzhíliúzhuǎnhuànqìzhīshèjìyǔshízuò
AT chénqíhào jītǐshìdāndiàngǎnshuāngshūchūjiàngyāxíngzhíliúzhíliúzhuǎnhuànqìzhīshèjìyǔshízuò
_version_ 1718385340985638912