Analysis of Transient Noise Immunity Measurement Techniques and Solutions for IC and Board Level
碩士 === 逢甲大學 === 產業研發碩士班 === 103
Main Author: | 陳冠威 |
---|---|
Other Authors: | 林漢年 |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/97144894202435497063 |
Similar Items
-
Analysis of Conducted Transient Noise Immunity and BCI Coupling Path for Chip and Board Level Application
by: 呂政儀
Published: (2016) -
High-Speed IC Board-level EMI Solution Study
by: Hsieh, Sheng-Wang, et al. -
ESD Test and Simulation Analysis with Protection Techniques for IC on board
by: Yi-Chen Chou, et al.
Published: (2014) -
Noise Suppression Techniques for PFC/PWM Combo IC
by: Jung-Piao Wu, et al.
Published: (2016) -
Board Level Reliability of IC Package Under Cyclic Thermomechanical Loading
by: Sheng-Wei Chen, et al.
Published: (2002)