A Fast Locked All Digital Duty Cycle Synchronization Mirror Delay Circuits

A Fast Locked All Digital Duty Cycle Synchronization Mirror Delay Circuits

碩士 === 長庚大學 === 電機工程學系 === 103

Bibliographic Details
Main Authors:	Zi Wen Huang, 黃資文
Other Authors:	S. K. Kao
Format:	Others
Published:	2015
Online Access:	http://ndltd.ncl.edu.tw/handle/95134411586061386288

Similar Items

All-Digital Arbitrary Duty-Cycle Synchronous Mirror Delay Circuits
by: Chen-Lung Wu, et al.
Published: (2006)

An All Digital Fast Locked Four-Phase Synchronous Mirror Delay Circuit
by: Yin-ping Yeh, et al.
Published: (2012)

All-Digital Synchronous Fast-Locked Duty Cycle Corrector With Self-Calibration Delay-line
by: Shang Ning Tseng, et al.
Published: (2015)

All-Digital Fast-Locking Delay-Locked Loop with Duty Cycle Correction
by: Bo-Jiun Chen, et al.
Published: (2006)

A Synchronous Fast-Locked All-Digital Duty Cycle Corrector
by: Sheng Hung Hsueh, et al.
Published: (2012)

All-digital fast-locking pulsewidth controlled circuits with programmable duty cycle
by: Su, Jun-Ren, et al.
Published: (2013)

A New All-Digital High-Resolution Synchronous Mirror Delay with Arbitrary Duty Cycle
by: Chi-fa Hsu, et al.
Published: (2009)

A High-Resolution Arbitrary Duty-Cycle Synchronous Mirror Delay Circuit
by: Chien-Hsien Lee, et al.
Published: (2006)

An All Digital Duty Cycle Lock Loops with Self-Generated Reference Duty Cycle Circuit
by: Kun-Lung Li, et al.
Published: (2014)

A high precision fast locking arbitrary duty cycle clock synchronization circuit
by: Chi-Hsiang Chen, et al.
Published: (2008)

Duty-Cycle Independent Half-Delay-Line All-Digital Delay Locked Loop
by: Chih-Chiang Liu, et al.
Published: (2008)

Design and Implementation of Fast Locking All-Digital Duty Cycle Corrector Circuit with Wide Range Input Frequency
by: Shao-Ku Kao
Published: (2021-01-01)

Design and Implementation of Fast Locking all-digital duty cycle corrector circuit with wide range input frequency
by: Jun Jiang, et al.
Published: (2011)

A 6-Locking Cycles All-Digital Duty Cycle Corrector with Synchronous Input Clock
by: Shao-Ku Kao
Published: (2021-04-01)

A Wide-Range All-Digital Delay-Locked Loop Using Three kinds of Fast-Lock Binary Search Algorithms with Duty Cycle Correction
by: Deng-Hao Zhong, et al.
Published: (2010)

All-Digital Delay-Locked Loop with Duty-Cycle Correction using Standard Cell Library
by: SIANG, PEL-LUN, et al.
Published: (2018)

Fast locking PLL with all-digital locked-aid circuit
by: Fu-Jen Hsieh, et al.
Published: (2010)

Design and Implementation of All-Digital High Precision Fast Locking Clock Synchronization Circuits
by: Kai-Wei Hong, et al.
Published: (2011)

High-Frequency All Digital Automatic Duty Cycle Lock Loops
by: Hong-Yuan Chen, et al.
Published: (2011)

An All-Digital Duty Cycle Corrector with Synchronization and Frequency Doubling
by: Yi Hsien Hsieh, et al.
Published: (2013)

Portable Fast Locking All-Digital Phase-Lock Loop Circuit Design
by: Chia-Tsun Wu., et al.
Published: (2003)

DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS
by: Wen-Jiun Huang, et al.
Published: (2011)

A Wide Range Delay Locked-Loop with Built-in Duty Cycle Correction Circuit
by: Feng-Chia Chang, et al.
Published: (2008)

Design and Analysis of All-Digital Delay-Locked Loops with Fast-Locking Capability
by: You-Gang Chen, et al.
Published: (2012)

A Fast-Locking and Low-Jitter All Digital Delay Locked Loop
by: Chin-Hao Chen, et al.
Published: (2003)

A Fast-Locking Duty Cycle Corrector With Deskew Capability
by: Wen-Yu Chu, et al.
Published: (2013)

An 800 MHz ~ 1.6 GHz Fast Locking, All Digital Pulse-Width Control Synchronous Circuit
by: Yan-an Lin, et al.
Published: (2012)

A Fast-Locking All-Digital Delay-Locked Loop for SoC Applications
by: TSENG, CHIA-CHI, et al.
Published: (2018)

Design and implementation of all-digital DLL and duty cycle corrector circuit
by: Shao-Ku Kao, et al.
Published: (2007)

ALL-DIGITAL CMOS PHASE ALIGNMENT AND DUTY-CYCLE ADJUSTMENT CIRCUITS
by: Yi-Ming Wang, et al.
Published: (2005)

A Fast Digital Duty Cycle Detection and Pulsewidth Generator Pulsewidth Lock Loops
by: Kai-shun Lin, et al.
Published: (2012)

A Constant-Lock-Cycle All-Digital Delay-Locked Loop with a Resettable Delay Line
by: I-yao chiu, et al.
Published: (2012)

45nm CMOS, low jitter, all-digital delay locked loop with a circuit to dynamically vary phase to achieve fast lock
Published: ()

All-Digital Wide-Range Pulsewidth Controlled Circuits With Programmable Duty Cycle
by: Lee, Chi-Che, et al.
Published: (2013)

A Low Jitter Delay-Locked Loop with a Realignment Duty Cycle Corrector
by: Larry Li, et al.
Published: (2005)

Fast-Locking Duty Cycle Corrector with Deskewing and Self-Resetting Capability
by: Jhong-Yi Jhou, et al.
Published: (2015)

A SAR-based Delay-Locked Loop with Duty-Cycle Correction
by: CHEN, YU-JHE, et al.
Published: (2019)

A Wide-Range and Fast-Locking All-Digital Delay-Locked Loop Using a Phase-Tracing Delay Unit
by: Liang-Hsin Chen, et al.
Published: (2011)

Analysis and Implementation of Fast-Locking BMCDR Circuit and All-Digital Clock Generator for XGPON
by: Jung-Mao Lin, et al.
Published: (2016)

Design and Implementation of Duty Cycle Adjustment and Clock Synchronization Circuits
by: Chia-Wei Su, et al.
Published: (2008)