Design and Analysis of Enhanced Min-Sum Algorithm for LDPC Code in DVB-S2

Design and Analysis of Enhanced Min-Sum Algorithm for LDPC Code in DVB-S2

碩士 === 國立雲林科技大學 === 電機工程系 === 102 === Error-Correcting Coding plays an important role in communication systems. Low-density parity-check (LDPC) code has been demonstrated to almost approach the Shannon limit. LDPC decoding can fully realize the features of iterative decoding, thus has become a resea...

Full description

Bibliographic Details
Main Authors:	Teng-Te Huang, 黃騰德
Other Authors:	Wan-De Weng
Format:	Others
Language:	zh-TW
Published:	2014
Online Access:	http://ndltd.ncl.edu.tw/handle/17277038418700826329

Similar Items

On Min-Sum Algorithm and Its Variants for Decoding of LDPC Codes
by: Zong-Yi Lin, et al.
Published: (2009)

A Modified Min-Sum Decoding Algorithm for LDPC Codes
by: Jun-Wei Chen, et al.
Published: (2017)

Low-Density Parity Check Codes of Offset Min-Sum Algorithm for DVB-S2
by: Yu-song Ou, et al.
Published: (2009)

Design of Adaptive Min-Sum Algorithm with Divergence Detection and Early Stopping Criterion for LDPC Codes
by: Kuan-Liang Lin, et al.
Published: (2014)

Adpative-Normalized Min-Sum Algorithm for LDPC decoding
by: Pin-ruei Chen, et al.
Published: (2011)

Investigation of LDPC code in DVB-S2
by: Ge, Hanxiao
Published: (2012)

Implementation of Layered Decoding Architecture for LDPC Code using Layered Min-Sum Algorithm
by: Sandeep Kakde, et al.
Published: (2017-12-01)

Compensation Technique of Min-Sum Shuffled LDPC decoding algorithm
by: Mei -Yu Chen, et al.
Published: (2008)

IC Design of Analog Min-Sum Decoder for (8,4) Regular LDPC Codes
by: Yu-Hsiang Lin, et al.
Published: (2008)

Hardware Simulation of Normalized Offset Min-Sum Algorithm for LDPC Decoder
by: Chen,Wei-Lun, et al.
Published: (2016)

Design and Implementation of DVB-S2 LDPC Decoder with FPGA
by: Wei-Lun Huang, et al.
Published: (2014)

Analog IC Design of Modified Offset Min-Sum LDPC Decoder
by: Jhih-Peng Lu, et al.
Published: (2014)

Analog IC Design of Min-Sum LDPC Decoder with the Stopping Iteration
by: Sheng-Sung Chiu, et al.
Published: (2011)

A new high performance LDPC code for DVB-S2
by: Khajeh, Massoud
Published: (2006)

Hardware Realization of Min-Sum Algorithm for Approximate Lower Triangular LDPC Encoder and Decoder
by: LIN,WEI-CHENG, et al.
Published: (2016)

Chip design of a new analog normalized min-sum LDPC decoder
by: Hsin-Yuan CHeng, et al.
Published: (2013)

Research of LDPC Code for Application in high-definition TV, DVB-T2
by: Chien-Hsien Chiang, et al.
Published: (2012)

Design and Implementation of DVB-T2 LDPC Decoder with FPGA
by: MING-HSIEN LU, et al.
Published: (2011)

IC Design of an Analog Min-Sum LDPC Decoder Employing New Current Mirror
by: Yun-Ho Chiu, et al.

Chip Design of an Analog Min-sum LDPC Decoder Employing Pre-detection Method
by: Hao-Min-Young, et al.
Published: (2015)

Hardware design of Offset Min-Sum Algorithm for Low-Density Parity Check Codes
by: Rong-Jie Huang, et al.
Published: (2008)

LDPC FEC Code Extension for Unequal Error Protection in DVB-T2 System: Design and Evaluation
by: Lukasz Kondrad, et al.
Published: (2012-01-01)

Design of a DVB-S2 compliant LDPC decoder for FPGA
by: Montaño Gamarra, Guillermo Daniel
Published: (2021)

Design of a DVB-S2 compliant LDPC decoder for FPGA
by: Montaño Gamarra, Guillermo Daniel
Published: (2021)

Design of a DVB-S2 compliant LDPC decoder for FPGA
by: Montaño Gamarra, Guillermo Daniel
Published: (2020)

Hardware Realization of Normalized Offset Min-Sum Algorithm for Approximate Lower Triangular LDPC Encoder and Decoder
by: LI,ZHONG-ZE, et al.
Published: (2017)

Chip Design of Analog Min-Sum LDPC Decoder Employing Adaptive Early Stop Iteration
by: Chia-Chan Chang, et al.

The Study of Bit-Flipping Sum-Product Decoding Algorithm for Irregular LDPC Codes
by: Sheng-Hong Tsai, et al.
Published: (2011)

A Fully-Parallel LDPC Decoder Architecture Using Probabilistic Min-Sum Algorithm for High-Throughput Applications
by: Yang, Jeng-Da, et al.
Published: (2013)

IC Design of an Analog Sum-Product Decoder for Regular LDPC Codes
by: Jian-Liang Che, et al.
Published: (2011)

Architecture and Implementation of LDPC Decoding Chip for DVB-T2
by: Wei-Ta Chen, et al.
Published: (2012)

Influence of BCH and LDPC Code Parameters on the BER Characteristic of Satellite DVB Channels
by: L. Jordanova, et al.
Published: (2014-02-01)

Influence of BCH and LDPC Code Parameters on the BER Characteristic of Satellite DVB Channels
by: L. Jordanova, et al.
Published: (2014-02-01)

Modified Adaptive Offset Min-Sum Algorithm for Low-Density Parity Check Codes
by: Yao-Yi Huang, et al.
Published: (2007)

Design of Adaptive-Normalized Min-Sum Algorithm for Low-Density Parity Check Codes
by: Ching-Han Lien, et al.
Published: (2013)

On The Analysis of Spatially-Coupled GLDPC Codes and The Weighted Min-Sum Algorithm
by: Jian, Yung-Yih
Published: (2013)

A modified min-sum algorithm for Majority-Logic Decodable Codes
by: Meng Hsiu Wu, et al.
Published: (2011)

Chip Design of Analog Min-Sum LDPC Decoder Employing New Channel Environment Detection and Dynamic Early Termination
by: Hao-Long Liang, et al.
Published: (2014)

Reduced-Complexity Offset Min-Sum Check Node Unit for Layered 5G LDPC Decoder
by: V. L. Petrović, et al.
Published: (2021-07-01)

Low-Density Parity Check Codes of Normalized Offset Min-Sum Algorithm
by: Yu-Zen,Chen, et al.
Published: (2014)

Cannot write session to /tmp/vufind_sessions/sess_hfgsktp5r6c49o3m609qkb08c7