A 2.4 GHz All-Digital Frequency Synthesizer Chip Design with Two-Step Time-to-Digital Converter Technology
碩士 === 國立臺灣科技大學 === 電子工程系 === 102 === In recent years, PLL-based frequency synthesizers are widely used in wireless communication systems, and various frequency synthesizers have been developed relatively. This thesis adopts TSMC 0.18 um CMOS processing to realize an all-digital frequency synthesize...
Main Authors: | Nai-Lun Chen, 陳廼倫 |
---|---|
Other Authors: | Jhin-Fang Huang |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/11812974027731661189 |
Similar Items
-
2.4GHz All Digital Frequency Synthesizer
by: Cong-An Lu, et al.
Published: (2013) -
A 2.4GHz All-Digital Adaptive-Locked Frequency Synthesizer
by: Ming-Yi Huang, et al.
Published: (2011) -
A 2.4-GHz Digital-to-Frequency Converter
by: Ching-Hsiang Chang, et al.
Published: (2008) -
5.6-GHz All Digital PLL Frequency Synthesizer
by: Chu-Yang Huang, et al.
Published: (2018) -
A 5.2-GHz All-Digital Frequency Synthesizer Chip Design with Reference Spur Reduction Technique
by: Chu-Hao Fu, et al.
Published: (2015)