Abstraction Techniques for Design Depipelining
碩士 === 國立臺灣大學 === 電子工程學研究所 === 102 === For simulation-based verification, control circuits for synchronization in pipelined design are tedious, especially for the event-driven simulation. Therefore, depipelining technique plays an important role in the control logic simplification of pipelined desig...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91523234829359828656 |