DfT Architecture and Interconnect Defect Diagnosis and Repair for Interposer-Based 3D-ICs
博士 === 國立清華大學 === 電機工程學系 === 102 === Through-Silicon Vias (TSVs) are high-density vertical interconnects between dies and they enable the creation of three-dimensional Integrated Circuits (3D-ICs) having higher performance and lower power consumption than traditional 2D-ICs. Currently, a practical T...
Main Authors: | Chi, Chun-Chuan, 紀俊全 |
---|---|
Other Authors: | Wu, Cheng-Wen |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/18145558699781333102 |
Similar Items
-
Timing aware testing and repair for interposer wires in 2.5-D IC
by: Lee, Jeo-Yen, et al.
Published: (2013) -
A DfT Technique for TFT-LCD Source Driver ICs
by: Chia-Lung Kao, et al.
Published: (2013) -
Flatness Investigation of the Embedded Interposer of 3D-ICs
by: Hsing-Ning Liu, et al.
Published: (2016) -
Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs
by: Chang, Min-Sheng, et al.
Published: (2013) -
A DfT Technique for Asynchronous Circuit
by: Chi-Hsuan Cheng, et al.
Published: (2008)