Register allocation issues on highly distributed register file architectures
博士 === 國立清華大學 === 資訊工程學系 === 102 === Embedded processors developed within the past few years have employed novel hardware designs to reduce the ever-growing complexity, power dissipation, and die area. While using distributed register file architecture is considered to have less read/write ports tha...
Main Authors: | Lu, Chia-Han, 呂佳翰 |
---|---|
Other Authors: | 李政崑 |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79041638544275958381 |
Similar Items
-
Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures
by: Haijing Tang, et al.
Published: (2013-01-01) -
Power-Saving Register Allocation Scheme For Hierarchical Register Files On GPU
by: Hsieh, Ping-Hsun, et al.
Published: (2014) -
The Support of SIMD Optimization for Distributed Register File Architectures
by: 關啓邦
Published: (2013) -
A Register Allocation Algorithm for Shared and Clustered Hybrid Register Files Organization
by: Jer-Yu Hsu, et al.
Published: (2006) -
Switching Between Two Register File Architectures On ARM Processor
by: Pin-Han Hsieh, et al.
Published: (2013)