Design of Low-Power Phase-Locked Loop for Medical Implant Communication Service Band Applications
碩士 === 國立高雄師範大學 === 電子工程學系 === 102 === In the recent, the application of PLL in modern communication systems, such as Medical Implant Communication Service (MICS), GSM, GPS, WCDMA and wireless LANs grow quickly by the process of circuit design and fabricating. The application of frequency synthesize...
Main Authors: | Shi-Lin Wang, 王士霖 |
---|---|
Other Authors: | Yu-Lung Lo |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/16159578109610042478 |
Similar Items
-
Design of Low Power Cascaded Phase-Locked-Loops in 65nm CMOS technology for Implantable Medical Devices
by: Wang, Yi-Xiao, et al.
Published: (2014) -
Low-Power Phase-Locked Loop Design
by: Liao Huan-Sen, et al.
Published: (1999) -
Low-Power and Low Phase-Error Phase-Locked Loop Design
by: Lin-Jiunn Tzou, et al.
Published: (2000) -
Optimization of Low Power Phase-Locked Loop Design
by: DIARY Sulaiman
Published: (2020-05-01) -
GHz Phase-Locked Loop Design with Low-Power
by: Chih-Ming Chang, et al.
Published: (2005)