A procedure for improving the writing performance of the multi-chip MLC NAND flash memory
碩士 === 國立交通大學 === 電機學院電機與控制學程 === 102 === The NAND flash memory is popular in modern mass storage devices. Their capacity and performance keeps improving with the aid of the advanced process. However, the writing speed of the NAND flash memory is the bottleneck of high-capacity NAND flash memory. To...
Main Authors: | Yang, Chih-Ko, 楊致格 |
---|---|
Other Authors: | Hong, Hao-Chiao |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79831699958865094191 |
Similar Items
-
Improving Peak I/O Performance by Exploiting Write Heterogeneity of MLC NAND Flash
by: Geng-You Chen, et al.
Published: (2014) -
RBER Aware Multi-Sensing for Improving Read Performance of 3D MLC NAND Flash Memory
by: Meng Zhang, et al.
Published: (2018-01-01) -
A Discrete Detection and Decoding of MLC NAND Flash Memory With Retention Noise
by: Wenhao Sun, et al.
Published: (2020-01-01) -
Artificial Neural Network Assisted Error Correction for MLC NAND Flash Memory
by: Ruiquan He, et al.
Published: (2021-07-01) -
REX: A Novel Flash Translation Layer for MLC NAND Flash Memory Based on Hybrid Address Translation
by: Wei-ChuanLin, et al.
Published: (2010)