40nm Low Vmin 256-Kb 8T SRAM Design
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 102 === In recent years, many novel alternative memory devices have been proposed and researched. Because better access speed of Static Random Access Memory (SRAM), SRAMs are widely used as cache memory in high performance processor and embedded system. Because of...
Main Authors: | Chang, Zhi-Hao, 張智皓 |
---|---|
Other Authors: | Chuang, Ching-Te |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94178994449401691087 |
Similar Items
-
40nm Low VMIN Pipeline 512Kb 8T SRAM Design
by: Chu, Li-Wei, et al.
Published: (2012) -
40nm 256Kb Low VDDMIN 8T Dual-Port SRAM Design
by: Zheng, Ming-Ching, et al.
Published: (2014) -
40nm 256Kb 6T SRAM with Low-Power and Write Assistant Design
by: 鍾兆貴
Published: (2013) -
A 28-nm 32Kb SRAM For Low-VMIN Applications Using Write and Read Assist Techniques
by: S. Kumar, et al.
Published: (2017-09-01) -
Low Vmin Nanoscale SRAM Circuit Design
by: Lien, Nan-Chun, et al.
Published: (2014)