Design and Implementation of Multicore Compute Unit for GPGPU
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 102 === In this thesis, a simplified 3D graphics API for hardware function verification and a compute unit (CU) hardware architecture for GPGPU are presented. The simplified 3D graphics API provides an OpenGL-like environment for 3D graphics programming. It makes pro...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2014
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/qp8n9f |
| Summary: | 碩士 === 國立交通大學 === 資訊科學與工程研究所 === 102 === In this thesis, a simplified 3D graphics API for hardware function verification and a compute unit (CU) hardware architecture for GPGPU are presented. The simplified 3D graphics API provides an OpenGL-like environment for 3D graphics programming. It makes program verification and hardware simulation of compute unit easier. The hardware-software co-work environment for 3D graphics applications is established. The CU hardware architecture supports basic functions and hardware environment of general purpose computing based on OpenCL. It is expected to integrate other specific graphics hardware components such as rasterizer and texture unit to become a complete GPGPU architecture. The work-item processing core (WIPCore) is obtained by modifying the MIPS pipeline architecture. IDReg provides the support of ID operations in OpenCL SIMT programs. The buffet dispatching method and minimal-pc-first scheduling method increase the performance of the shared instruction memory.
|
|---|