| Summary: | 碩士 === 國立暨南國際大學 === 電機工程學系 === 102 === This thesis sigma-delta D/A converter is mainly used in audio portion of Intra-Body Communication (IBC) Platform. Intra-Body Communication Platform is an Alarm system to prevent falls. Because the end of the IBC Hub/Alarm system has a Hidden Annunciators, which requires the use of audio D/A converter to complete the audio output. The sigma-delta D/A converter have been used extensively. It can achieve high resolution, reduce digital circuit speed, and relax the requirements of the out-of-band filter and Internal DAC linearity.
Since the sigma-delta D/A converter has a high resolution, so it can be applied to various needs a high resolution electronic products, such as headsets, Speaker and stereo .
A 15-level quantization, second-order sigma-delta D/A converter is presented. Its sampling rate is 48 kHz with 18-bit input. The main clock is 3.072 MHz because of the 64X oversampling ratio. By the sigma delta tool box to simulate, signal to noise ratio (SNR) of the system is 102 dB. Digital part we use FPGA Altera DE3-260 to render, and analog part use Hspice to do pre-layout simulation (pre-sim) by TSMC 0.18μm CMOS process supported by CIC.
|
|---|
