Design and Modeling of Tunnel Field-Effect Transistors
博士 === 國立暨南國際大學 === 電機工程學系 === 102 === The insurmountable limit of 60 mV/decade subthreshold swing at room temperature in traditional metal-oxide-semiconductor field-effect transistors (MOSFETs) leads to the non-scalability of the threshold voltage and associated power consumption. Based on the gate...
Main Authors: | Nguyen Dang Chien, 阮東見 |
---|---|
Other Authors: | Chun-Hsing Shih |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/68952443921464853847 |
Similar Items
-
DIFFERENT ROLES AND DESIGNS OF HETERO-GATE DIELECTRIC IN SINGLE- AND DOUBLE-GATE TUNNEL FIELD-EFFECT TRANSISTORS
by: Nguyễn Đăng Chiến, et al.
Published: (2020-09-01) -
Design of 100-nm Tunneling Field-Effect Transistor
by: Shih-yuan Huang, et al.
Published: (2011) -
Study of Tunneling Field Effect Transistors
by: Pei-sheng Hu, et al.
Published: (2007) -
Simulation and Design of Short-Channel Tunnel Field-Effect Transistors
by: Yu-Hsuan Chen, et al.
Published: (2015) -
Metal Source Tunnel Field-Effect Transistors with Tunneling Dielectrics
by: Kang, Ting Shiuan, et al.
Published: (2015)