Range Enhanced Packet Classification Design on FPGA
碩士 === 國立成功大學 === 資訊工程學系 === 102 === Packet parsing has been a necessary facility at all points in the modern networking infrastructure, to support packet classification and security functions. Increasing bandwidth and security requirements for high-speed networks rely on advanced hardware packet pr...
Main Authors: | Chun-ShengHsueh, 薛尊升 |
---|---|
Other Authors: | Yeim-Kuan Chang |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/42564284409062677541 |
Similar Items
-
Latency-Aware Packet Classification Engine on FPGA
by: Yu-Kai Chiu, et al.
Published: (2017) -
The Design and Implementation of a FPGA-based Architecture for Scalable Packet Classification
by: TSUNG-TAO YEH, et al.
Published: (2013) -
Memory Optimization for Bit-Vector-Based Packet Classification on FPGA
by: Chenglong Li, et al.
Published: (2019-10-01) -
Multi-Dimensional Range Encoding for Packet Classification in TCAM
by: Chun-ILi, et al.
Published: (2010) -
Design and Analysis of Packet Based NoCand FPGA Implementation
by: Chun-Kai Yeh, et al.
Published: (2007)