A Differential High Speed Asynchronous Successive Approximation Register ADC With Monotonic Capacitor Switching Procedure

A Differential High Speed Asynchronous Successive Approximation Register ADC With Monotonic Capacitor Switching Procedure

碩士 === 國立中興大學 === 電機工程學系所 === 102 === This thesis describes two differential high-speed asynchronous successive approximation analog to digital converters, compared to the single-ended successive approximation analog-to-digital converter, the differentia structure can improve the sampling frequency...

Full description

Bibliographic Details
Main Authors:	Shih-Ying Tseng, 曾世穎
Other Authors:	林維亮
Format:	Others
Language:	zh-TW
Published:	2013
Online Access:	http://ndltd.ncl.edu.tw/handle/29325643947363123037

Similar Items

A 10-bit Successive Approximation Register ADCWith Monotonic Capacitor Switching Procedure
by: Shiou-Wei Su, et al.
Published: (2011)

Input Buffer Improved High Speed Asynchronous Successive Approximation Register ADC
by: Ting-Wei Hu, et al.
Published: (2016)

A Metal Density Improved High Speed Asynchronous Successive Approximation Register ADC
by: Po-Tsang Wang, et al.
Published: (2017)

A High Effective Resolution Bandwidth High Speed Asynchronous Successive Approximation Register ADC
by: Chun-Hao Chang, et al.
Published: (2015)

An 8-bit Successive Approximation ADC with Binary Switch Array Capacitor Technique
by: Yu-Wei Huang, et al.
Published: (2010)

Power-Efficient Zero Crossing Based Pipelined Successive-Approximation-Register ADC with Asynchronous Timing Control
by: Ping-HsunChou, et al.
Published: (2014)

A 10-bit Single End Successive Approximation Register ADC With Binary-weighted Capacitor Architecture
by: Zhi-Xun Liu, et al.
Published: (2011)

A 10-bit Single End Successive Approximation Register ADC With Binary-weighted Capacitor Architecture
by: Chen-Hao Chang, et al.
Published: (2011)

A Successive Approximation ADC with Resistor-Capacitor Hybrid Structure
by: Ting-ZiChen, et al.
Published: (2012)

The Layout Study of a 10-bit Single End Successive Approximation Register ADC With Binary-weightedCapacitor Architecture
by: Cheng-Yu Chung, et al.
Published: (2012)

ENERGY EFFICIENT CIRCUIT TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER ADC
by: Kandala, Veera Raghavendra Sai Mallik
Published: (2012)

Techniques for low distortion buffering of high speed switched capacitor ADC's
by: Das, Dave Roy
Published: (2008)

Design of Successive Approximation Register ADCs for Biomedical and High-Bandwidth Applications
by: Chang, Jia-Heng, et al.
Published: (2018)

A DIGITALLY CALIBRATED 11-BIT 10-MS/s SAR ADC WITH MONOTONIC SWITCHING SPLIT CAPACITOR ARRAY
by: Wei Tung, et al.
Published: (2016)

12-bit Fully Differential Switched Capacitor Non-calibrating Successive Approximation ADC Using Single Reference Voltage
by: Jer-Hao Hsu, et al.
Published: (2003)

A Self-calibrating 10-bit Single End Successive Approximation Register ADC
by: Shing-Yan Liang, et al.
Published: (2011)

A low-power 10-bit 50 MS/s CMOS successive approximation register ADC
by: Guo, Wei
Published: (2012)

A low-power 10-bit 50 MS/s CMOS successive approximation register ADC
by: Guo, Wei
Published: (2012)

A low-power 10-bit 50 MS/s CMOS successive approximation register ADC
by: Guo, Wei
Published: (2012)

The Design and Implement of Merged Capacitor Switching based SAR ADCs
by: LIN, CHUNG-HAO, et al.
Published: (2014)

Capacitive digital-to-analogue converters with least significant bit down in differential successive approximation register ADCs
by: Lei Sun, et al.
Published: (2014-01-01)

Design of binary weighted DAC for asynchronous ADC with improved slew rate and with calibrated size of capacitors
by: Qianhua Ling, et al.
Published: (2020-12-01)

Multi-Bit Successive Approximation ADC with a Reduced Input Capacitor Using a Ring Counter Controller
by: Cheng, Chun-Jen, et al.
Published: (2013)

A 10-bit 110-MS/s SAR ADC with 2.5-bit Predictive Capacitor Switching Procedure
by: Nan-YuanWang, et al.
Published: (2011)

A Low Voltage 10-bit 100-kS/s to 500kS/s Successive Approximation Register (SAR) ADC
by: Duen-Ting Fan, et al.
Published: (2016)

A 10-bit Successive Approximation ADC
by: Hong-Yi Chung, et al.
Published: (2010)

A Successive Approximation ADC for Accelerometer System
by: Yeh, Li-Ken, et al.
Published: (2009)

A 8-bits successive approximation ADC
by: Jian-Jhang Lin, et al.

A Low-Power Successive Approximation Analog to Digital Converter Using the Switched Capacitor Technique
by: Shih-hung Chiu, et al.
Published: (2005)

A Low-Power Successive Approximation Analog to Digital Converter Using the Switched Capacitor Technique
by: Shih-hung Chiu, et al.
Published: (2005)

New Vcm-Based Subranging SAR ADC with Separated Capacitor Switching Technique
by: Wei-Ing Wu, et al.

A High Energy-Efficiency SAR ADC with Floating Capacitor Switching Technique
by: Cheng-En Hsieh, et al.
Published: (2011)

Interpolation algorithm for asynchronous ADC-data
by: S. Bramburger, et al.
Published: (2017-09-01)

Adaptive Successive Approximation ADC for Biomedical Acquisition System
by: Hui-WenChang, et al.
Published: (2011)

A 10Bit 100MS/s With Stay&Inverse switching Multi-Bit Successive Approximation ADC
by: Ren-Hao Ye, et al.
Published: (2014)

Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis
by: Shih-Ho Wang, et al.
Published: (2011)

A Voltammetry Potentiostat Based on a Successive-Approximation ADC for Biosensor Applications
by: Shang-HengShih, et al.
Published: (2013)

BIT ERROR NOTIFICATION AND ESTIMATION IN REDUNDANT SUCCESSIVE-APPROXIMATION ADC
by: Serhii Zakharchenko, et al.
Published: (2020-12-01)

Digital implementation of a mismatch-shaping successive-approximation ADC
by: Coe, Matthew T.
Published: (2012)

Design and Evaluation of an Ultra-Low Power Successive Approximation ADC
by: Zhang, Dai
Published: (2009)