Integrated Circuit Design of a Logarithmic Conversion System Based Multiplier

Integrated Circuit Design of a Logarithmic Conversion System Based Multiplier

碩士 === 國立金門大學 === 電子工程學系碩士班 === 102 === Digital Signal Processing(DSP) applications have been widely used in video,3-D graphics, telecommunication and smart Information Technology(IT) consumer electronics products. Many complex arithmetic calculations such as multiplication, division, reciprocal, sq...

Full description

Bibliographic Details
Main Authors:	Shiou-Ting Yeh, 葉修廷
Other Authors:	Kuo Chao Tsung
Format:	Others
Language:	zh-TW
Published:	2014
Online Access:	http://ndltd.ncl.edu.tw/handle/9gp27b

Similar Items

On the Design of Logarithmic Multiplier Using Radix-4 Booth Encoding
by: Ratko Pilipovic, et al.
Published: (2020-01-01)

An integrated analog multiplier circuit
by: Traa, Einar
Published: (2012)

On inequalities of positive and logarithmically convex sequences
by: Jia-shiou Li, et al.
Published: (2008)

VLSI Circuit Design of Karatsuba’s Multiplier
by: Chu-Hsin Huang, et al.
Published: (2004)

Design of Faster CNN Circuits using Logarithmic Number Systems (LNS)
by: Lin, Cong-Yi, et al.
Published: (2019)

Logarithmic and antilogarithmic amplifier circuits
by: Woon-Sam, John Lennox
Published: (2012)

Logarithmic and antilogarithmic amplifier circuits
by: Woon-Sam, John Lennox
Published: (2012)

The Design of Differential Multi-input XOR Circuit for High-Performance Finite-Field Multiplier Applications
by: Yi-Ting Hung, et al.
Published: (2009)

A Hybrid Radix-4 and Approximate Logarithmic Multiplier for Energy Efficient Image Processing
by: Uroš Lotrič, et al.
Published: (2021-05-01)

An Efficient Decimal Digit Multiplier and BCD Conversion Design
by: Jeng-Liang Hsieh, et al.
Published: (2011)

A Current-mode Logarithmic Function Circuit
by: Muhammad Taher Abuelma'atti, et al.
Published: (2004-01-01)

Design and Implementation of High Resolution ROM-less Logarithm Circuit Based on the Second-Order Approximations
by: Yin-Lun Chen, et al.

On the logarithmic integral and the convolution
by: Brian Fisher, et al.
Published: (2016-01-01)

The Carry-Save Multipliers with On-the-fly Conversion
by: Wang Po-Sen, et al.
Published: (1996)

Analog four-quadrant multiplier using NMOS integrated circuit technology
by: Peña Finol, Jesús Salvador
Published: (2007)

Development of a multichannel integrated circuit for Silicon Photo-Multiplier arrays readout
by: Comerma Montells, Albert
Published: (2014)

Design and Implementation of an Integrated Circuit Tape-out System with Materialized Views
by: YEH,CHEN-CHUN, et al.
Published: (2018)

Analog Vector-Matrix Multiplier Based on Programmable Current Mirrors for Neural Network Integrated Circuits
by: Maksym Paliy, et al.
Published: (2020-01-01)

A New CMOS Current-Mode Logarithmic Function Circuit
by: MUHAMMAD ANDI NOVA, et al.
Published: (2018)

Design of VLSI Circuits for Tolerating Soft Errors
by: Jhih-Ping Shiou, et al.
Published: (2008)

Integrals of logarithmic and hypergeometric functions
by: Sofo Anthony
Published: (2016-08-01)

Autonomous conversion circuit system design and application
by: Cheng-Yu Chen, et al.
Published: (2011)

Systolic finite field multipliers and inversion circuits
by: ZHANG,MING-GUANG, et al.
Published: (1990)

Derivation of Logarithmic and Logarithmic Hyperbolic Tangent Integrals Expressed in Terms of Special Functions
by: Robert Reynolds, et al.
Published: (2020-05-01)

A design of 8X8 multiplier circuit by Tanner Tools Pro.
by: Duan-Zuo Jian, et al.
Published: (2014)

Study of Noise Suppression and Circuit Design of a Dual Phase-Locked Loop System
by: Wen-shiou Tsai, et al.
Published: (2009)

DESIGN AND IMPLEMENTATION OF ESD PROTECTION CIRCUITS IN NANOSCALE FULLY SILICIDED CMOS TECHNOLOGY
by: Yeh, Chih-Ting, et al.
Published: (2013)

Circuit Design of Ultrasonic Guiding System
by: Yung-An Yeh, et al.
Published: (2010)

Pre-Emphasis and Post-Equalization Circuits using on the Design and Implementation of the Visible Light Communications
by: YEH, CHI-TING, et al.
Published: (2016)

High-Speed and Low-Power Multiplier-Accumulator Micro-Architecture and Circuit Design
by: Shu-Hsuan Lin, et al.
Published: (2004)

An Application-Specific Integrated Circuit Design for Physiological Monitoring System
by: Hsiu-Cheng Lee, et al.
Published: (2009)

On the boundary behaviour of the logarithmic residue integral
by: Myslivets, Simona
Published: (2000)

Evaluation of integrals with hypergeometric and logarithmic functions
by: Sofo Anthony
Published: (2018-02-01)

A Design Partitioning Approach for Three Dimensional Integrated Circuits
by: Hua-Hsin Yeh, et al.
Published: (2010)

Logarithmic number system processor design for DSP applications
by: HUANG, SHENG-JIE, et al.
Published: (1993)

An Implementation and Improvement Method of 32-Bit Logarithmic Multiplier and Divider by Four Partitioned Hubrid Roms Look-up Table Strategy
by: Hor, Yang Uang, et al.
Published: (1994)

An implementation and improvement method of 32-bit logarithmic multiplier and divider by four partitioned hybrid roms look-up table strategy
by: He, Yong Yuan, et al.
Published: (1994)

Skew-Tolerant Domino Techniques for High-Speed Baugh-Wooley Multiplier Circuit Design
by: Chih-Hung Yen, et al.
Published: (2006)

Parameters Design for Logarithmic Quantizer Based on Zoom Strategy
by: Jingjing Yan
Published: (2017-01-01)

Design of CMOS Four-Quadrant Gilbert Cell Multiplier Circuits in Weak and Moderate Inversion
by: Remund, Craig Timothy
Published: (2004)