FPGA Implementation of Physical Layer and Functional Verification of Link Layer of Universal Serial Bus
碩士 === 義守大學 === 電子工程學系 === 101
Main Authors: | Ya-Hui Tseng, 曾雅惠 |
---|---|
Other Authors: | Yu-Jung Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/10252614811215708520 |
Similar Items
-
FPGA Prototyping of Universal Serial Bus System
by: Yan-Ru Chen, et al.
Published: (2003) -
Functional Verification Environment for Universal Serial Bus 3.0
by: Jui Wang, et al.
Published: (2010) -
Data Link Layer Security for Spacecraft Communication Implementation on FPGA
by: Sundberg, Sarah
Published: (2020) -
Hardware Implementation and Application of Universal Serial Bus Controller
by: Nan-Yi Huang, et al.
Published: (2004) -
Design and verification of physical layer architecture for a 1-wire sensor communication bus
by: Peiffer, Benjamin Michael
Published: (2011)