VLSI Implementation of an Asynchronous Interface Design and a Programmable Transceiver
碩士 === 中原大學 === 電子工程研究所 === 102 === The purpose of this thesis is to develop a phase-locked loop frequency correction chip. This chip is composed by analog integrated circuits and digital integrated circuits. This thesis has completed digital integrated circuit part - phase-locked loop frequency cal...
Main Authors: | Ming-Chun Tuan, 段閔鈞 |
---|---|
Other Authors: | Shih-Lun Chen |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/10141964404362212420 |
Similar Items
-
VLSI Design of an Object-Detector and Micro Control Unit for Wireless Body Sensing Nodes
by: Min-Chun Tuan, et al.
Published: (2017) -
Asynchronous VLSI design
by: Nedelchev, Ivailo Marinov
Published: (1995) -
A high speed VLSI design for ATM user-network interface transceiver
by: Yi-Hrong Chen, et al.
Published: (1996) -
A Transceiver VLSI Chip for ATM User-Network Interface
by: Lai, I-Liang, et al.
Published: (1994) -
Baseband VLSI Transceiver Design for DMT Based VDSL
by: Yeh, Fang-Ren, et al.
Published: (2001)