Design and Analysis of near threshold voltage CMOS circuits with low delay variance
碩士 === 長庚大學 === 電機工程學系 === 102
Main Authors: | Yung Sheng Chen, 陳永勝 |
---|---|
Other Authors: | I. C. Wey |
Format: | Others |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95477606681769063708 |
Similar Items
-
Design of Low-Voltage CMOS Voltage Reference Circuits Based on Sub-threshold Characteristics
by: Dern-kan Chang, et al.
Published: (2007) -
An Improved Low Voltage/Low Power Multi-Threshold CMOS Digital Circuit Design
by: Jiann-Shing Shieh, et al.
Published: (1999) -
CMOS low-power threshold voltage monitors circuits and applications
by: Caicedo, Jhon Alexander Gomez
Published: (2016) -
CMOS low-power threshold voltage monitors circuits and applications
by: Caicedo, Jhon Alexander Gomez
Published: (2016) -
CMOS low-power threshold voltage monitors circuits and applications
by: Caicedo, Jhon Alexander Gomez
Published: (2016)