Design and Implementation of Frame Synchronization for Vehicle Wireless Communications
碩士 === 元智大學 === 通訊工程學系 === 101 === In recent years, along with the development of vehicle wireless communication technology, the dedicated short range communication (DSRC) has become the core technology on which the intelligent transportation systems (ITS) relies. In addition, the protocols of IEEE8...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/06283480880526735421 |
id |
ndltd-TW-101YZU05650010 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-101YZU056500102015-10-13T22:40:49Z http://ndltd.ncl.edu.tw/handle/06283480880526735421 Design and Implementation of Frame Synchronization for Vehicle Wireless Communications 車載無線通訊之訊框同步設計與實現 Pei-Jin Yang 楊佩錦 碩士 元智大學 通訊工程學系 101 In recent years, along with the development of vehicle wireless communication technology, the dedicated short range communication (DSRC) has become the core technology on which the intelligent transportation systems (ITS) relies. In addition, the protocols of IEEE802.11p and IEEE1609 have also been applied to the DSRC system. In this thesis, by referring the national CNS standard of electrical toll collection, the frame synchronization of DSRC is designed. Through the frame synchronization, the receiver can determine the frame start and end by using a series of data information. The designed frame synchronization circuit is simulated and verified by using Verilog, Quartus II, and ModelSim. In addition, the Verilog code is implemented on an FPGA platform, which shows the consistence with our design. Yaw-Geng Chau 趙燿庚 學位論文 ; thesis 35 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 元智大學 === 通訊工程學系 === 101 === In recent years, along with the development of vehicle wireless communication technology, the dedicated short range communication (DSRC) has become the core technology on which the intelligent transportation systems (ITS) relies. In addition, the protocols of IEEE802.11p and IEEE1609 have also been applied to the DSRC system.
In this thesis, by referring the national CNS standard of electrical toll collection, the frame synchronization of DSRC is designed. Through the frame synchronization, the receiver can determine the frame start and end by using a series of data information. The designed frame synchronization circuit is simulated and verified by using Verilog, Quartus II, and ModelSim. In addition, the Verilog code is implemented on an FPGA platform, which shows the consistence with our design.
|
author2 |
Yaw-Geng Chau |
author_facet |
Yaw-Geng Chau Pei-Jin Yang 楊佩錦 |
author |
Pei-Jin Yang 楊佩錦 |
spellingShingle |
Pei-Jin Yang 楊佩錦 Design and Implementation of Frame Synchronization for Vehicle Wireless Communications |
author_sort |
Pei-Jin Yang |
title |
Design and Implementation of Frame Synchronization for Vehicle Wireless Communications |
title_short |
Design and Implementation of Frame Synchronization for Vehicle Wireless Communications |
title_full |
Design and Implementation of Frame Synchronization for Vehicle Wireless Communications |
title_fullStr |
Design and Implementation of Frame Synchronization for Vehicle Wireless Communications |
title_full_unstemmed |
Design and Implementation of Frame Synchronization for Vehicle Wireless Communications |
title_sort |
design and implementation of frame synchronization for vehicle wireless communications |
url |
http://ndltd.ncl.edu.tw/handle/06283480880526735421 |
work_keys_str_mv |
AT peijinyang designandimplementationofframesynchronizationforvehiclewirelesscommunications AT yángpèijǐn designandimplementationofframesynchronizationforvehiclewirelesscommunications AT peijinyang chēzàiwúxiàntōngxùnzhīxùnkuāngtóngbùshèjìyǔshíxiàn AT yángpèijǐn chēzàiwúxiàntōngxùnzhīxùnkuāngtóngbùshèjìyǔshíxiàn |
_version_ |
1718080458654220288 |