CMOS Building Blocks Design for GHz Phase-Locked Loops
碩士 === 國立雲林科技大學 === 電子與光電工程研究所碩士班 === 101 === A high-speed CMOS 1/2 frequency divider is presented. Using fewer transistors and only N-type MOS transistors in the regenerative circuits of the latches, the frequency divider achieves higher speed through the reduced capacitances at the output nodes an...
Main Authors: | Chao-Yuan Su, 蘇昭源 |
---|---|
Other Authors: | none |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/41505508972887326545 |
Similar Items
-
CMOS RFIC Design of Wideband Mixer and 24GHz Phase-Locked Loop
by: Tang-Yuan Chang, et al.
Published: (2007) -
A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PHASE-LOCKED LOOP
by: Jiun-Yi Su, et al.
Published: (2001) -
2.4GHz CMOS Phase-Locked Loop
by: Sheng -Kun Lai, et al.
Published: (2003) -
The Theory and Design of 5GHz CMOS Phase-Locked-Loops Prescaler
by: KUO CHIA-YUNG, et al.
Published: (2002) -
A2V1GHz CMOS Phase-Locked Loop
by: Chen, Mu-Jung, et al.
Published: (1997)