Study and Implementation of a Digital-Controlled Semi-Bridgeless Power Factor Corrector
碩士 === 國立臺灣科技大學 === 電子工程系 === 101 === This thesis is focused on the design and implementation of a semi-bridgeless power factor corrector (PFC) to achieve high power factor, high efficiency and low input current harmonics. In addition, the voltage and current ratings of the power switches, and the v...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/65222228620473374385 |
Summary: | 碩士 === 國立臺灣科技大學 === 電子工程系 === 101 === This thesis is focused on the design and implementation of a semi-bridgeless power factor corrector (PFC) to achieve high power factor, high efficiency and low input current harmonics. In addition, the voltage and current ratings of the power switches, and the volumes of inductors and output capacitors can be reduced. Finally, the average current mode control with a constant switching frequency is adopted. The main objective is to reduce the input current harmonics and to achieve a unity power factor. A 650-W PFC prototype is implemented based on the DSP control IC. Satisfactory experimental results confirm the validity and feasibility of the adopted schemes. Potential future works are mentioned for further improvement.
|
---|