A Low-cost Multi-Standard Inverse Cosine Transform Core
碩士 === 國立清華大學 === 電機工程學系 === 101 === The thesis presents a unified hybrid architecture to compute the 8-point IDCT (Inverse Discrete Cosine Transform) of multiple modern video codecs—MPEG4, H.264/AVC, VC-1, and HEVC (under development). The proposed hardware sharing architecture requires lower hardw...
Main Authors: | Liu, Hsiao-Tzu, 劉孝慈 |
---|---|
Other Authors: | Chang, Tsin-Yuan |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/17630000932789937095 |
Similar Items
-
Design of an Inverse Discrete Cosine Transform Core for Multiple Video Standards Applications
by: Yueh-Chi Hung, et al.
Published: (2007) -
A Low-Cost Processor Core for Discrete Cosine Transform
by: Kung, Chin-Sheng, et al.
Published: (1997) -
A Low-cost Multi-Standard Simultaneous Forward and Inverse DCT Transform Core
by: Kao, Tze-Yang, et al.
Published: (2012) -
A Parameterizable Architecture for Two-Dimensional Discrete Cosine Transform and Inverse Discrete Cosine Transform
by: Hsing-Juan Tsai, et al.
Published: (2005) -
Analysis and Design of a High-Throughput Two Dimension Inverse Scan Discrete Cosine Transform Processor
by: Shu-Tzu Lin, et al.
Published: (2000)