The Support of SIMD Optimization for Distributed Register File Architectures
博士 === 國立清華大學 === 資訊工程學系 === 101 === To sustain continuously growing performance requirement, modern digital signal processing (DSP) processors are commonly equipped with subword instructions to accelerate signal processing workloads, such as audio processing and video encoding/decoding. To further...
Main Author: | 關啓邦 |
---|---|
Other Authors: | 李政崑 |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53502455109986409481 |
Similar Items
-
Register allocation issues on highly distributed register file architectures
by: Lu, Chia-Han, et al.
Published: (2014) -
Compiler and Architecture Support for Affine Register File on GPU
by: Kan, Li Chen, et al.
Published: (2016) -
ILP-SIMD :
an instruction parallel SIMD architecture with short-wire interconnects
by: Chung, Kee Shik
Published: (2007) -
Optimizing the advanced encryption standard on Intel's SIMD architecture
by: Godbole, Pankaj
Published: (2012) -
Performance Optimization of Stencil Computations on Modern SIMD Architectures
by: Henretty, Thomas Steel
Published: (2014)