Design of Reconfigurable Digital Filters for Tolerating Multiple Timing Errors
碩士 === 國立東華大學 === 電機工程學系 === 101 === As the feature size of chips shrinks with semiconductor technology advancing, the size of transistors and their operating voltage keep decreasing. One of the major problems with advanced semiconductor technology is timing errors caused by process variation an...
Main Authors: | Jia-Wei Jian, 簡嘉韋 |
---|---|
Other Authors: | Hsin-Chou Chi |
Format: | Others |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/43492701971268492948 |
Similar Items
-
Design of Timing-Error-Tolerant Digital Filters for Various Filter Transformations
by: Zhi-Hong Liang, et al.
Published: (2014) -
Timing-Error-Tolerant Design for Various Types of Digital Filters
by: Tzu-Chun Chiang, et al.
Published: (2014) -
Design of the Architecture for Real Time Reconfigurable Digital IIR Filter
by: Chin Kai Yang, et al.
Published: (2003) -
Dynamically Reconfigurable Digital Filtering Processor Design
by: Chao-Wei Huang, et al.
Published: (2004) -
Design of Pipelined Circuits for Tolerating Multiple Timing Errors
by: Min-Sheng Gu, et al.
Published: (2009)