Low Leakage Clock Tree Design Using Reconstructed Buffers of a 22nm Standard Cell Library
碩士 === 國立彰化師範大學 === 電子工程學系 === 101 === In recent ten years, the development of semiconductor manufacturing has gradually grown in complexities and power consumption of VLSI chips. Thus leakage power reduction technology has become more important as in some cases leakage power of advanced nanometer p...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2013
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/38626204370355349889 |