High-Throughput Turbo Decoder Design with New Interconnection Network for LTE/LTE-A System
碩士 === 國立中央大學 === 電機工程學系 === 101 === In this paper, we design and implement a high-throughput turbo decoder for the 3rd Generation Partnership Project (3GPP) Long Term Evolution-Advanced (LTE-advanced) system. To support the high data rate, we adopts eight radix-4 parallel soft-in/soft-output MAP d...
Main Authors: | Tsao-Hsuan Lee, 李肇軒 |
---|---|
Other Authors: | Pei-Yun Tsai |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/87123179754476132422 |
Similar Items
-
High-Throughput Turbo Decoder Design with Low-Complexity Interleaver for 3GPP-LTE/LTE-A Systems
by: Chung-YenLiu, et al.
Published: (2014) -
High-Throughput Variable-Block-Size Turbo Decoder for 3GPP-LTE
by: Chang, Yu-Cheng, et al.
Published: (2010) -
FPGA Implementation of LTE Turbo code Decoder
by: Wei-Song Hong, et al.
Published: (2018) -
Research on Reconfigurable Turbo Decoder for 3GPP-LTE Applications
by: Yung-Yu Lee, et al.
Published: (2008) -
VLSI Implementation of Fully Parallel LTE Turbo Decoders
by: An Li, et al.
Published: (2016-01-01)