App-CABC: Applications of the Yield-aware Capacitor Array Block Creator
碩士 === 國立中央大學 === 電機工程學系 === 101 === As the device shrinking of semiconductor process, the process variation causes the mismatch and wire parasitic effect between elements becomes much more seriously. It also causes high complexity and time-consuming on design circuits. Therefore, layout automation...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09791197414621315175 |
id |
ndltd-TW-101NCU05442074 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-101NCU054420742015-10-13T22:34:50Z http://ndltd.ncl.edu.tw/handle/09791197414621315175 App-CABC: Applications of the Yield-aware Capacitor Array Block Creator 電容陣列區塊產生器之良率警覺性的應用 Liang-An Hsu 許良安 碩士 國立中央大學 電機工程學系 101 As the device shrinking of semiconductor process, the process variation causes the mismatch and wire parasitic effect between elements becomes much more seriously. It also causes high complexity and time-consuming on design circuits. Therefore, layout automation is likely to play a key role in analog circuit design. The performance of many types of analog circuits, like ADC, DAC, or filters etc., relies on the implementation of accurate capacitor ratio. Besides the elements matching, the circuit yield also suffers from the effect of parasitic capacitances. By considering the parasitic effect between each unit capacitor, several smaller unit capacitors will be parallel connected to replace the whole bigger capacitor to reduce these mismatch effects. In this thesis, a yield-aware capacitor array block creator, called App_CABC, is proposed to generate a capacitor array block. User can produce capacitor array fast and good. By a four-step procedure including initial parameter setting, capacitor placement, capacitor routing, parasitic capacitor and extraction, the capacitor array block will be produced. The router can be not only applied to the case of a pair of two targets but also to the multiple target capacitors. By the conjunction of an array assignment using of spatial correlation feature, three cases are used as examples to demonstrate the assignment-routing flow. The first is a case of two targets with a ratio of 1:1. The second is a case of multiple targets with continuous ratio of 45:16:2:1. The last is a case with exponentially continuous ratio of 8:4:2:1:1. After finishing layout creation, the wire parasitic capacitor will be extracted from Calibre. Finally, the accuracy of capacitor ratio and layout area will be contrasted for the evaluation the satisfaction. Jwu-E Chen 陳竹一 2013 學位論文 ; thesis 52 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中央大學 === 電機工程學系 === 101 === As the device shrinking of semiconductor process, the process variation causes the mismatch and wire parasitic effect between elements becomes much more seriously. It also causes high complexity and time-consuming on design circuits. Therefore, layout automation is likely to play a key role in analog circuit design.
The performance of many types of analog circuits, like ADC, DAC, or filters etc., relies on the implementation of accurate capacitor ratio. Besides the elements matching, the circuit yield also suffers from the effect of parasitic capacitances. By considering the parasitic effect between each unit capacitor, several smaller unit capacitors will be parallel connected to replace the whole bigger capacitor to reduce these mismatch effects. In this thesis, a yield-aware capacitor array block creator, called App_CABC, is proposed to generate a capacitor array block. User can produce capacitor array fast and good. By a four-step procedure including initial parameter setting, capacitor placement, capacitor routing, parasitic capacitor and extraction, the capacitor array block will be produced. The router can be not only applied to the case of a pair of two targets but also to the multiple target capacitors. By the conjunction of an array assignment using of spatial correlation feature, three cases are used as examples to demonstrate the assignment-routing flow. The first is a case of two targets with a ratio of 1:1. The second is a case of multiple targets with continuous ratio of 45:16:2:1. The last is a case with exponentially continuous ratio of 8:4:2:1:1. After finishing layout creation, the wire parasitic capacitor will be extracted from Calibre. Finally, the accuracy of capacitor ratio and layout area will be contrasted for the evaluation the satisfaction.
|
author2 |
Jwu-E Chen |
author_facet |
Jwu-E Chen Liang-An Hsu 許良安 |
author |
Liang-An Hsu 許良安 |
spellingShingle |
Liang-An Hsu 許良安 App-CABC: Applications of the Yield-aware Capacitor Array Block Creator |
author_sort |
Liang-An Hsu |
title |
App-CABC: Applications of the Yield-aware Capacitor Array Block Creator |
title_short |
App-CABC: Applications of the Yield-aware Capacitor Array Block Creator |
title_full |
App-CABC: Applications of the Yield-aware Capacitor Array Block Creator |
title_fullStr |
App-CABC: Applications of the Yield-aware Capacitor Array Block Creator |
title_full_unstemmed |
App-CABC: Applications of the Yield-aware Capacitor Array Block Creator |
title_sort |
app-cabc: applications of the yield-aware capacitor array block creator |
publishDate |
2013 |
url |
http://ndltd.ncl.edu.tw/handle/09791197414621315175 |
work_keys_str_mv |
AT lianganhsu appcabcapplicationsoftheyieldawarecapacitorarrayblockcreator AT xǔliángān appcabcapplicationsoftheyieldawarecapacitorarrayblockcreator AT lianganhsu diànróngzhènlièqūkuàichǎnshēngqìzhīliánglǜjǐngjuéxìngdeyīngyòng AT xǔliángān diànróngzhènlièqūkuàichǎnshēngqìzhīliánglǜjǐngjuéxìngdeyīngyòng |
_version_ |
1718078158644707328 |