Interconnect and Aging-aware Statistical Soft-Error-Rate Analysis for Nano-Scaled CMOS Designs
碩士 === 國立交通大學 === 電信工程研究所 === 101 === Aging and interconnect as well as soft errors have become the three most critical reliability issues for nano-scaled CMOS designs. In this work, the aging effect due to negative bias temperature instability (NBTI) is first analyzed on cells using a 45nm CMOS tec...
Main Authors: | Lin, Yu-Hsuan, 林玗璇 |
---|---|
Other Authors: | Wen, Hung-Pin |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64936843238487248906 |
Similar Items
-
A Temperature-Aware Statistical Soft-Error-Rate Analysis Framework for Combinational Circuits
by: Hsueh, Sung-Yun, et al.
Published: (2013) -
Accurate Statistical Soft Error Rate (SSER) Analysis
by: 郭雨欣
Published: (2010) -
Statistical analysis of crosstalk-induced errors for on-chip interconnects
by: Halak, Basel, et al.
Published: (2011) -
Statistical compact model strategies for nano CMOS transistors subject of atomic scale variability
by: Moezi, Negin
Published: (2012) -
Fast Statistical Soft Error Rate (SSER) Analysis Considering Full-Spectrum Charge Collection
by: Huang, Hsuan-Ming, et al.
Published: (2011)