A 10-Gb/s 44.2dB Adaptive Equalizer with Automatic Duobinary Tracking Loop in 0.18μm CMOS Technology
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 101 === This thesis describes an adaptive equalizer using duobinary signaling scheme combined with the proposed real-time automatic duobinary tracking technique which is capable of regenerating a high-quality duobinary signal to simplify the data recovery process a...
Main Authors: | Li, An-Siou, 李安修 |
---|---|
Other Authors: | Tsai, Chia-Ming |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56xt4s |
Similar Items
-
A 10-Gb/s Adaptive Equalizer in 0.18-μm CMOS Technology
by: Da-Wei Chiu, et al.
Published: (2005) -
A 6-Gb/s Adaptive Equalizer With Overshoot Detection in 0.18μm CMOS Technology
by: Nee, Hsu-Che, et al.
Published: (2011) -
Reconfigurable equalization for 10-Gb/sec serial data links in a 0.18-μm CMOS technology
by: Bien, Franklin Young-Jae
Published: (2007) -
Design of 10-Gb/s VCSEL Driver and Pre-emphasis Circuits in 0.18 μm CMOS Technology
by: Li-Yeh Chang, et al.
Published: (2015) -
2Gb/s Low-Voltage Differential-Signal(LVDS)Data Receiver Using TSMC 0.18μm CMOS Technology
by: Lin Kuan-Hsien, et al.
Published: (2013)