The Random Trap Induced Fluctuations of Bulk Tri-gate Devices by a New Trap Profiling Technique
碩士 === 國立交通大學 === 電子研究所 === 101 === As device channel length continues to scale beyond 100nm, we need to overcome many problems such as short channel effect, performance enhancement, and leakage current. So far, the major challenges have been overcome by difference technologies. For example, th...
Main Authors: | Tsai, Hanmin, 蔡漢旻 |
---|---|
Other Authors: | Chung, Steve S. |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/51686493784587434320 |
Similar Items
-
Study of Profiling Traps in High-k Gate Dielectric for Advanced MOSFETs by Applying Charge Pumping Technique
by: Tsai, Fu-Huan, et al.
Published: (2011) -
The Investigation on Subthreshold Behavior Model for the Tri-Gate/Surrounding-Gate MOSFETs with the Interface Trapped Charges/Gate-Stack Structure
by: Yi-Hung Chiou, et al.
Published: (2015) -
Effects of Random Interface Traps and Trapping/De-Trapping on Electrical Characteristics of 16 nm High-k/Metal Gate MOSFETs
by: Yiu, Chun-Yen, et al.
Published: (2011) -
Surface and bulk traps in materials and devices for GaAs integrated circuits
by: Blight, S. R.
Published: (1987) -
Measurements of Interface Traps and Depth Profiling of Border Traps in MOSFETs with High-K Gate Dielectrics
by: Chen-Hao Huang, et al.
Published: (2006)