Design of Scan Architecture Targeted for Test Input/Output Compaction
碩士 === 國立中興大學 === 資訊科學與工程學系 === 101 ===
Main Authors: | Che-Wei Kao, 高哲緯 |
---|---|
Other Authors: | 王行健 |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/50654158691508571245 |
Similar Items
Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)
by: Goh, Keng Hoo
Published: (2007)
Similar Items
-
Dynamic test compaction targeted for test architecture with output compaction
by: Wei-Cheng Lin, et al.
Published: (2012) -
Output Compaction Techniques forMultiple Scan Chain Designs
by: Chia-Yang Chen, et al.
Published: (2005) -
Ordered Input-Output and Memory-Aware FFT Architecture Design
by: Shu-Min Liu, et al.
Published: (2009) -
ADAPTIVE FUZZY OUTPUT-FEEDBACK SLIDING MODE CONTROL FOR SWITCHED UNCERTAIN NONLINEAR SYSTEMS WITH INPUT SATURATION
by: Wei-Tse Kao, et al.
Published: (2018) -
A Compact Multiple-Input Multiple-Output Antenna Design For LTE 700MHz
by: Lu-Hong Liao, et al.
Published: (2012)