Junction Breakdown and Punch-Through Effect for 28nm n/p-MOSFETs
碩士 === 明新科技大學 === 電子工程研究所 === 101 === With the advancement of technology, the feature size of field-effect transistors coming from semiconductor manufacturing technology has evolved from sub-micron to 28nm process generation or beyond. Following the Moore's law, besides the reduction of process...
Main Authors: | Chih-Hsuan Wang, 王志玄 |
---|---|
Other Authors: | Bing-Mau Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09787196638926436724 |
Similar Items
-
Simulation of Punch Through Effect in Non-overlapped Implantation nMOSFETs
by: Chih-Wei Yang, et al.
Published: (2009) -
Programming methods for 28 nm node nMOSFETs
by: Chia-Yu Tsai, et al. -
Characterization of Parasitic BJT Breakdown and MOS Punch Through in Single-sided Non-Overlapped Implantation MOSFETs
by: Kuan-Chung Wang, et al.
Published: (2015) -
Investigation of the Depinning Schottky Junction and n+/p Junction on Ge-Channel MOSFETs
by: Chen, Wei-Chih, et al.
Published: (2012) -
Drain Bias Effects in 28 nm HK/MG nMOSFET
by: Yi-Ming Li, et al.