The Study of a Symmetric Multi-level Inverter
碩士 === 國立高雄應用科技大學 === 電機工程系博碩士班 === 101 === The thesis presents a multilevel inverter for the photovoltaic power system. The multi-level inverter architecture is composed of several full-bridge inverter modules in series. The thesis uses a digital sine pulse width modulation (DSPWM) technology to co...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/98971062818584509200 |
id |
ndltd-TW-101KUAS0442027 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-101KUAS04420272015-10-13T22:19:07Z http://ndltd.ncl.edu.tw/handle/98971062818584509200 The Study of a Symmetric Multi-level Inverter 對稱性多階換流器之研究 Jen-Jie Shiau 蕭振傑 碩士 國立高雄應用科技大學 電機工程系博碩士班 101 The thesis presents a multilevel inverter for the photovoltaic power system. The multi-level inverter architecture is composed of several full-bridge inverter modules in series. The thesis uses a digital sine pulse width modulation (DSPWM) technology to control each level of unipolar full-bridge inverters which is implemented by a micro-controller (dsPIC 30F4011) and a programmable logic device (PLD). In comparison with the traditional two-level inverter, the multilevel inverter is able to operate at a lower switching frequency and have the advantage of lower current ripple. The thesis investigates each part and the digital control architecture of the multi-level inverter. First, the proposed inverter is simulated and analyzed by the Matlab software. Finally, a nine level inverter with the digital switches is implemented by a micro-controller and a programmable logic device. The experimental results show the feasibility of the proposed converter. Keywords: sine pulse width modulation(SPWM)、Multi-level Inverter、Full-bridge Inverter. Horng-Yuan Wu 吳鴻源 2013 學位論文 ; thesis 75 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立高雄應用科技大學 === 電機工程系博碩士班 === 101 === The thesis presents a multilevel inverter for the photovoltaic power system. The multi-level inverter architecture is composed of several full-bridge inverter modules in series. The thesis uses a digital sine pulse width modulation (DSPWM) technology to control each level of unipolar full-bridge inverters which is implemented by a micro-controller (dsPIC 30F4011) and a programmable logic device (PLD). In comparison with the traditional two-level inverter, the multilevel inverter is able to operate at a lower switching frequency and have the advantage of lower current ripple.
The thesis investigates each part and the digital control architecture of the multi-level inverter. First, the proposed inverter is simulated and analyzed by the Matlab software. Finally, a nine level inverter with the digital switches is implemented by a micro-controller and a programmable logic device. The experimental results show the feasibility of the proposed converter.
Keywords: sine pulse width modulation(SPWM)、Multi-level Inverter、Full-bridge Inverter.
|
author2 |
Horng-Yuan Wu |
author_facet |
Horng-Yuan Wu Jen-Jie Shiau 蕭振傑 |
author |
Jen-Jie Shiau 蕭振傑 |
spellingShingle |
Jen-Jie Shiau 蕭振傑 The Study of a Symmetric Multi-level Inverter |
author_sort |
Jen-Jie Shiau |
title |
The Study of a Symmetric Multi-level Inverter |
title_short |
The Study of a Symmetric Multi-level Inverter |
title_full |
The Study of a Symmetric Multi-level Inverter |
title_fullStr |
The Study of a Symmetric Multi-level Inverter |
title_full_unstemmed |
The Study of a Symmetric Multi-level Inverter |
title_sort |
study of a symmetric multi-level inverter |
publishDate |
2013 |
url |
http://ndltd.ncl.edu.tw/handle/98971062818584509200 |
work_keys_str_mv |
AT jenjieshiau thestudyofasymmetricmultilevelinverter AT xiāozhènjié thestudyofasymmetricmultilevelinverter AT jenjieshiau duìchēngxìngduōjiēhuànliúqìzhīyánjiū AT xiāozhènjié duìchēngxìngduōjiēhuànliúqìzhīyánjiū AT jenjieshiau studyofasymmetricmultilevelinverter AT xiāozhènjié studyofasymmetricmultilevelinverter |
_version_ |
1718075696801120256 |