Hardware Implementation of New Scalable Architecture Design for Montgomery Modular Multiplication Using Recoding Techniques
碩士 === 逢甲大學 === 資訊工程學系 === 101
Main Author: | 陳志誠 |
---|---|
Other Authors: | 陳德生 |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/98792929466468440417 |
Similar Items
-
New Scalable Architecture Designs for Word-Based Montgomery Modular Multiplication Algorithm
by: Huan-Teng Li, et al.
Published: (2012) -
Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation
by: Guilherme Perin, et al.
Published: (2011-01-01) -
Hardware Architecture of RSA cryptosystem with hybrid-radix word-based Montgomery Modular Multiplication Algorithm
by: Yan-Ru Chen, et al.
Published: (2016) -
Radix-4 ASIC design of a scalable Montgomery modular multiplier using encoding techniques
by: Tawalbeh, Lo'ai
Published: (2012) -
Energy-efficient Block-based Scalable Montgomery Multiplication Design
by: Tsung-WeiHung, et al.
Published: (2013)