Extensible Sorting Hardware Architecture Design
碩士 === 中原大學 === 電子工程研究所 === 101 === In our thesis, we propose an extensible sorting hardware architecture circuit. Analyzing the repetition of the Odd-Even Transposition Sort method, we design a basic sorting cell by the hardware description language. We can apply several basic sorting cells to buil...
Main Authors: | Li-Ping Luo, 羅立平 |
---|---|
Other Authors: | Chang-Ming Wu |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/86310261698659358923 |
Similar Items
-
Efficient Architecture for Spike Sorting in Reconfigurable Hardware
by: Sheng-Ying Lai, et al.
Published: (2013-11-01) -
Hardware Architecture Design for WSN Runtime Extension
by: Ángel Asensio, et al.
Published: (2013-04-01) -
Memory optimization for a parallel sorting hardware architecture
by: Beyer, Dale A.
Published: (2012) -
Analysis of Hardware Sorting Units in Processor Design
by: Furlan, Carmelo C.
Published: (2019) -
Hardware Implementation for Spike Sorting
by: 李偉豪
Published: (2011)