Study of Embedded SRAM for Low Voltage Bio-Application

Study of Embedded SRAM for Low Voltage Bio-Application

碩士 === 國立中正大學 === 電機工程研究所 === 101 === 8-bit microcontroller unit always comes into use in portable bio-application products. In order to extend battery life, reducing power consumption can reach significant result. CMOS integrated circuits with dynamic power consumption is proportional to the square...

Full description

Bibliographic Details
Main Authors:	Su, Wan-Shin, 蘇婉欣
Other Authors:	Wang, Jinn-Shyan
Format:	Others
Language:	zh-TW
Published:	2012
Online Access:	http://ndltd.ncl.edu.tw/handle/78879655046691179319

Similar Items

A Low-Voltage Embedded 4N SRAM
by: Tzu-Sung Yen, et al.
Published: (2003)

Low Voltage and High Speed Embedded SRAM Design
by: Chen, Yung-Chih, et al.
Published: (2010)

Study of Embedded ROM for Low Voltage Bio-Application
by: Wei-Shuo Nien, et al.
Published: (2012)

Self-Convergent Trimming of Embedded Logic Compatible OTP memory in Low Voltage SRAMs
by: 簡聖諺
Published: (2014)

Design and Implementation of Low Voltage SRAM
by: Lin, Jihi-Yu, et al.
Published: (2009)

Low-Power Embedded Pseudo SRAM Using Hidden Column Refresh Method
by: Hsuan-Yi Su, et al.
Published: (2002)

A 7T SRAM Circuit Design for Low Voltage Applications
by: Lai-Fu Chen, et al.
Published: (2011)

Fault tolerant, low voltage SRAM design
by: Sinangil, Yildiz
Published: (2010)

Low-Power Soft-Error-Robust Embedded SRAM
by: Shah, Jaspal Singh
Published: (2013)

Low Power Design of Sub-micron Embedded SRAM
by: Zhao, Jun-Kai, et al.
Published: (2014)

Yield-Aware Low Voltage SRAM for Nanometer Process
by: Wu, Jui-Jen, et al.
Published: (2013)

IMPROVED SPEED LOW POWER AND LOW VOLTAGE SRAM DESIGN FOR LDPC APPLICATION CIRCUITS
by: ROSALIND DEENA KUMARI SELVAM, et al.
Published: (2018-03-01)

Low-Power Built-in Self-Test Techniques for Embedded SRAMs
by: Chia-Hsiu Liu, et al.
Published: (2007)

Subthreshold Operation and Low-Power Embedded SRAM Design and Implementation
by: Chiu, Yi-Wei, et al.
Published: (2014)

A Single-Supply Low-Voltage 8T SRAM Cell
by: Chen,Kuang-Ting, et al.
Published: (2008)

A 9T SRAM Cell for Subthreshold Voltage Applications
by: Chang, Shi-Wei, et al.
Published: (2009)

Design Assist Method to Achieve Low Voltage Low Power SRAM Operation
by: Po-Yuan Tang, et al.
Published: (2007)

High-Level Current Modeling for Embedded SRAM
by: Hsin-ying Liao, et al.
Published: (2008)

Time-driven test methodologies for embedded srams
by: Wang, Baosheng
Published: (2009)

A New Ultra-Low-Power SRAM for Sub-threshold Voltage Operation
by: I-Ting Chuo, et al.
Published: (2013)

Dual Threshold Voltage SRAM & BIST Comparators
by: Po-Ming Lee, et al.
Published: (2004)

Ultra Low Voltage SRAM with Write Back Sense Amplifier Circuit Design
by: Tsou, Po-Wei, et al.
Published: (2010)

Low Power Cross-Domain High-Voltage Data Transmitters for Battery Management Systems and A 5T SRAM with Readout Slew-Rate Compensation
by: Yu-hsun Su, et al.
Published: (2015)

Implementation and Design of Embedded SRAM an Low Power-High Speed PLA for Advanced Microprocessor
by: Hwang, Rain-Ted, et al.
Published: (1998)

A Read-Decoupled Gated-Ground SRAM Architecture for Low-Power Embedded Memories
by: Hussain, Wasim
Published: (2011)

An Embedded Level-Shifting Dual-Rail SRAM for High-Speed and Low-Power Cache
by: Tae Hyun Kim, et al.
Published: (2020-01-01)

A Run-Time-Calibrated Non-Strobe Sense Amplifier For Low Voltage SRAMs
by: Chi-Chang Lin, et al.
Published: (2010)

An Embedded SRAM with DRAM Core in Standard CMOS Process
by: Po-YingChen, et al.
Published: (2010)

An Embedded DRAM with SRAM Interface in Standard CMOS Process
by: Ming-Liang Chung, et al.
Published: (2009)

An Adaptive Data-Retention-Voltage Regulating Scheme for Ultra-Low Standby Power SRAMs
by: Kuan-LinWu, et al.
Published: (2012)

28nm Low Voltage 6T SRAM with Lower Power Consumption Assist Circuit Design
by: LIU, ZHI RONG, et al.
Published: (2017)

Conv-RAM: An Energy-efficient SRAM with Embedded Convolution Computation for Low-power CNN based Machine Learning Applications
by: Biswas, Avishek, et al.
Published: (2019)

Lowering the Hit Latencies of Low Voltage Caches Based on the Cross-Sensing Timing Speculation SRAM
by: Ming Ling, et al.
Published: (2019-01-01)

Synchronous/Asynchronous 4-T SRAM Using Dual Threshold Voltage
by: Hon-Yuan Leo, et al.
Published: (2002)

Ground Bounce Reduction Scheme for Low Voltage 6T SRAM with Dual-Split-Control Assist Technique
by: 張庭豪
Published: (2014)

Implementation of a new Architecture SRAM and Low Power Application
by: Chou-Mine Laio, et al.
Published: (2009)

Ultra-Low Power Sub/Near-threshold SRAM Design for Dynamic Voltage Scaling FIFO Memory
by: Chiu, Yi-Te, et al.
Published: (2010)

Variation-Insensitive Low-Voltage SRAM using Novel Self-timing Activation Techniques for Sense Amplifiers
by: Deng-Huan Hu, et al.
Published: (2008)

Low Power 4T SRAM with Heap Pump BoostedCell Supply Voltage and Negative Word Line
by: Chung-Ping Tan, et al.
Published: (2008)

Stable Local Bit-Line 6 T SRAM Architecture Design for Low-Voltage Operation and Access Enhancement
by: Ming-Hwa Sheu, et al.
Published: (2021-03-01)

Cannot write session to /tmp/vufind_sessions/sess_702p9bkolbri57ejd94l3vf7o5