Junction and Capping-Si Integrity of Nano-Strained MOSFETs
碩士 === 國立臺北科技大學 === 機電整合研究所 === 100 === Embedded SiGe source/drain technology is an available method to generate the compressive strain in pMOSFETs to increase the hole’s channel mobility. The compressive strain is due to the lattice mismatch between silicon and germanium which makes the silicon in...
Main Authors: | Long-Sian Lin, 林隆獻 |
---|---|
Other Authors: | 黃恆盛 |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/qsybad |
Similar Items
-
Study of Ge Content and Si-Cap Thickness in Strained-Si MOSFET
by: Kuo, Cheng-Wen, et al.
Published: (2007) -
Temperature and CHC Stress for Nano-regime Si-capped Layer (110) pMOSFETs with Strained CESL Processes
by: Ssu-hao Peng, et al.
Published: (2013) -
Junction Efficiency for <110> Nano-regime CESL Strained MOS Devices with Different Si Capping Layers and Temperatures
by: Ren-Hau Yang, et al.
Published: (2011) -
A Study on Characteristics and Reliability Issues of Strained Channel MOSFETs with SiN Capping
by: Lu, Ching-Sen, et al.
Published: (2008) -
Study of Reliability in the Local Strained n-channel MOSFET by Different Thickness of Poly-Si Gate and Nitride Capping Layer
by: Wen-yan Lin, et al.
Published: (2005)