Applying Orthogonal Experiment Design to Floorplanning Using Parallel Architecture
碩士 === 國立臺北科技大學 === 電機工程系研究所 === 100 === Floorplanning is an important and dispensable stage in the traditional integrated circuit design process. With the raised module numbers and increased wire length, the computation complexity is raised dramatically. Obviously, the traditional algorithms need t...
Main Authors: | Shin-Shiang Chu, 邱新翔 |
---|---|
Other Authors: | 方志鵬 |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53pb3m |
Similar Items
-
Orthogonal Simulated Annealing for Floorplanning
by: Yi-Kuang Lin, et al.
Published: (2002) -
Applying a Genetic Algorithm to VLSI Floorplanning with Clustering Constraints
by: Yu-Shiang Huang, et al.
Published: (2012) -
Scalability and interconnection issues in floorplan design and floorplan representations.
Published: (2001) -
A Parallel Simulated Annealing for Floorplan in VLSI
by: Chang-chih Kao, et al.
Published: (2008) -
A Parallel Genetic Algorithm for Floorplanning in VLSI
by: Chih-Chia Chen, et al.
Published: (2009)