Improvement threshold loss problem of low-power full-swing 14-T full adder
碩士 === 南台科技大學 === 電子工程系 === 100 === In recent years, proposed adder circuit at low power and low transistor counts is the design direction, but most of the low transistor count adders have a threshold voltage loss problem. Hence, consider the design of low power and low transistor counts, overall ci...
Main Authors: | Chen, Chih-Sheng, 陳志昇 |
---|---|
Other Authors: | Lee, Po-Ming |
Format: | Others |
Language: | zh-TW |
Published: |
101
|
Online Access: | http://ndltd.ncl.edu.tw/handle/47456391404799598852 |
Similar Items
-
Low power full adder design using conditional full voltage swing technique
by: Che-hung Chiang, et al.
Published: (2012) -
Low Power-Delay-Product Full Adder Design
by: Yung-Pei Chou, et al.
Published: (2009) -
Performance and Robustness Analysis of 14-T full adders with high speed and low power characteristic
by: Shih-Hao Chiu, et al.
Published: (2010) -
An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01) -
The study of Full Custom and high performance adders
by: Chih-Yung Lu, et al.
Published: (2005)