Functional Rectification on Sequential Circuits by Liveness Model Checking Techniques
碩士 === 國立臺灣大學 === 電子工程學研究所 === 100 === Functional rectification has been an indispensable process in late VLSI design stages. Traditionally, functional rectification is achieved by various techniques on combinational circuits. It does not explore the flexibility of functional changes across the regi...
Main Authors: | Wei-Hsun Lin, 林暐勛 |
---|---|
Other Authors: | Chung-Yang Huang |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94831661329443282757 |
Similar Items
-
Reliable operation and recovery of self-checking sequential circuits
by: Wahieb, Bahir Mahmoud
Published: (1990) -
Enhancing Bounded Sequential Equivalence Checking using Range-equivalent Circuits
by: Wang, Chih-Chung, et al.
Published: (2013) -
Study on Novel Synchronous Rectification Techniques
by: Sin-Li Lin, et al.
Published: (2013) -
FORMAL: A SEQUENTIAL ATPG-BASED BOUNDED MODEL CHECKING SYSTEM FOR VLSI CIRCUITS
by: Qiang, Qiang
Published: (2006) -
Enhancing Bounded Sequential Equivalence Checking with Cross-timeframe Optimization by Using Range-equivalent Circuits
by: Ji, Wei-An, et al.
Published: (2014)