Reconfigurable Cache Memory Mechanism for Integral Image andIntegral Histogram Applications
碩士 === 國立臺灣大學 === 電子工程學研究所 === 100 === With the development of semiconductor technology, the capability of micro-processor doubles almost every 18 months, by the Moore''s Law. However, the speed of off-chip DRAM grows only 7% every year. There is a huge gap between the speed of CPU...
Main Authors: | Po-Hao Hsu, 許博豪 |
---|---|
Other Authors: | Shao-Yi Chien |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58964530730016983247 |
Similar Items
-
Reconfigurable Cache Memory
by: Brewer, Jeffery Ramon
Published: (2009) -
Study on Cognition Degree for Supply Chain Management andIntegrated Logistic Support of the Staff in National Defense Industries - Case study on an Arsenal of Armament Bureau
by: Chung-Chiu Hsu, et al.
Published: (2005) -
On-Line Reconfigurable Cache for Embedded Systems
by: Chia Hao Lin, et al.
Published: (2006) -
Pattern Reconfigurable Slotted Substrate Integrated Cavity Antennas
by: Min-Hao Hsu, et al.
Published: (2012) -
Analysis and Design of Real-time Integral Histogram Based Joint Bilateral Filtering
by: Hsu, Po-Hsiung, et al.
Published: (2010)