A Parallel Performance Analysis Framework for Cache Coherence Protocols
碩士 === 國立臺灣大學 === 資訊工程學研究所 === 100 === Multi-core platform offer large performance potential for parallel software, but developing these softwares is very challanging. The performance of cache coherence protocol due to the data sharing in multi-threaded applications plays the important role that imp...
Main Authors: | Hui-Hsin Hsu, 許匯鑫 |
---|---|
Other Authors: | Shih-Hao Hung |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25583677656905128183 |
Similar Items
-
Research on Performance Enhancements for Limited-Directory Cache Coherence Protocol
by: Hsiu, Jhung-Chung, et al.
Published: (1996) -
ResearchonPerformanceEnhancementsforLimited-DirectoryCacheCoherenceProtocol
by: Xu, Rong-Chang, et al. -
Performance evaluation of the NTU cache coherence protocol
by: XIAO, YI, et al.
Published: (1993) -
Performance Evaluation of the NTU Cache Coherence Protocol
by: Shiau yhi, et al.
Published: (1993) -
Modeling, analysis and performance evaluation of a cache coherence parallel computer architecture
by: HUANG,JIAN-YUAN, et al.
Published: (1991)