Development of MEMS Devices and Circuits by Using Wafer-Level CMOS MEMS Processes
博士 === 國立清華大學 === 電子工程研究所 === 100 === This thesis proposes wafer-level complementary metal oxide semiconductor (CMOS) micro-electro-mechanical systems (MEMS) processes whose steps are fully compatible with standard CMOS process and have the potential for mass production. A monolithic capacitive acce...
Main Authors: | Tseng, Sheng-Hsiang, 曾聖翔 |
---|---|
Other Authors: | Lu, Shiang-Cheng |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/85837677553190150456 |
Similar Items
-
CMOS-MEMS Testkey for Wafer-Level Mechanical Properties Extracting
by: Wan-Chun Chuang, et al.
Published: (2011) -
Vacuum packaging at the wafer level for monolithic integration of MEMS and CMOS
by: Lemoine, Dominique
Published: (2009) -
A Monolithic Three-Axis Accelerometer with Wafer-Level Package by CMOS MEMS Process
by: S. H. Tseng, et al.
Published: (2017-08-01) -
Single-Axis CMOS-MEMS Capacitive Accelerometer with Post-Processing Circuits
by: Shih-MengTseng, et al.
Published: (2017) -
CMOS-MEMS Test-Key for Extracting Wafer-Level Mechanical Properties
by: Pei-Zen Chang, et al.
Published: (2012-12-01)