Study of the Hyperscalar Multi-core Architecture
博士 === 國立中山大學 === 電機工程學系研究所 === 100 === Current trends in processor design have migrated toward chip multiprocessors (CMPs). CMPs are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processors. However, the conventio...
Main Authors: | Yu-Liang Chou, 周育樑 |
---|---|
Other Authors: | Jih-Ching Chiu |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/84081553237870445173 |
Similar Items
-
Design of the Optimized Group Management Unit by Detecting Thread Parallelism on the Hyperscalar Architecture
by: Yin-jou Huang, et al.
Published: (2013) -
A Superscalar Dual Core Architecture for ARM9 ISA
by: Yu-Liang Chou, et al.
Published: (2005) -
Program Transformation for Multi-core Architecture
by: Sheng-Pao Wang, et al.
Published: (2008) -
A Power Saving Cache Architecture for Multi-Core Processor
by: Hsin-Liang Lin, et al.
Published: (2010) -
Parallel Sorting on Multi-core Architecture
by: Wang, Wei
Published: (2011)