Soft-Decision BCH Decoder Design for NAND Flash Controller
碩士 === 國立交通大學 === 電機學院電機與控制學程 === 100 === This paper research background is the technology continues to scale down, the advantage of flash memory can reduce power consumption and cost of the hardware but the threshold voltage shift of one floating gate transistor can influence the threshold voltage...
Main Authors: | Ku, Ming-Haur, 古明豪 |
---|---|
Other Authors: | Dung, Lan-Rong |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/82015413812529301963 |
Similar Items
-
Research on BCH Codec for NAND Flash Memory Systems
by: Yang, Chi-Heng, et al.
Published: (2014) -
A Flexible Hybrid BCH Decoder for Modern NAND Flash Memories Using General Purpose Graphical Processing Units (GPGPUs)
by: Arul Subbiah, et al.
Published: (2019-05-01) -
Design and Implementation of LDPC Decoder for NAND FLASH Memory
by: Liu, Wei-Lun, et al.
Published: (2013) -
QC-LDPC Codes and Decoding Strategies for NAND Flash Memory
by: Hsueh, Jen-Hao, et al.
Published: (2012) -
Iterative Pseudo-Soft-Reliability-Based Majority-Logic Decoding for NAND Flash Memory
by: Kyeong Bin Park, et al.
Published: (2021-01-01)