Bootstrapped Circuit Techniques for Near-Subthreshold On-chip Data Link.
博士 === 國立交通大學 === 電控工程研究所 === 100 === For the sustainable electronic devices, ultra-low power design is essential to prolong the battery lives. According to P = fCV2, scaling the supply voltage down is the most effective way to reduce the power consumption. According to the forecast from the Interna...
Main Authors: | Ho, Yingchieh, 何盈杰 |
---|---|
Other Authors: | Su, Chauchin |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31693117893779582946 |
Similar Items
-
An Ultra-Low Power Subthreshold On-Chip Bus Design with Bootstrapped Repeater Insertion
by: Chang, Chia-Chi, et al.
Published: (2010) -
A Subthreshold Bootstrapped SAPTL-Based Adder Design
by: Qi Zhang, et al.
Published: (2019-10-01) -
Experimental subthreshold CMOS circuits
by: Ching-Shou Huang, et al.
Published: (1994) -
Subthreshold leakage control techniques for low power digital circuits
by: Kao, James T. (James Ting Yu)
Published: (2005) -
Transistor Matching Improvement Technique and Subthreshold Analog CMOS Computation Circuits
by: Dong-Yan Chang, et al.
Published: (1995)