Numerical Simulation of High-k/Metal Gate Floating Gate Flash Memory Characteristics and Device Scaling
碩士 === 國立交通大學 === 電子研究所 === 100 === In this dissertation a simulation method to simulate the transient behavior of programming and erasing in high-k/metal gate planar floating gate flash memory is developed. We also simulate the electric field distribution under different channel length by ISE T...
Main Authors: | Fang, Ding-Hua, 房定樺 |
---|---|
Other Authors: | Wang, Tahui |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/68581600306689963594 |
Similar Items
-
Novel flash memory with nanocrystal floating gate
by: Liu, Yueran, 1975-
Published: (2008) -
Floating gate engineering for novel nonvolatile flash memories
by: Liu, Hai, 1977-
Published: (2010) -
Study on Reliability Improvement for Nonvolatile Floating Gate Flash Memory
by: Guo-Zhou Huang, et al.
Published: (2008) -
Investigation of various operations of dual floating gate flash memory
by: 林年興
Published: (2002) -
Effects of Metal Gate and High-k Blocking Layer on Charge-Trapping Flash Memory Devices
by: Lin, Hsiao-Len, et al.
Published: (2009)