Variation-Aware Ultra-Low Voltage Design for Energy Efficient Chips
博士 === 國立交通大學 === 電子研究所 === 100 === Energy efficient design is a key focus in emerging energy-constrained platforms. Dynamic voltage frequency scaling (DVFS) platform with energy-efficient designs are presented in this thesis. Ultra-low voltage temperature sensor and variation-aware clock generator...
Main Authors: | Chang, Ming-Hung, 張銘宏 |
---|---|
Other Authors: | Hwang, Wei |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91257425014307643795 |
Similar Items
-
On Chip Memory Designs for Ultra-Low-Voltage SoC
by: Pei-Yao Chang, et al.
Published: (2013) -
An ultra-low voltage FFT processor using energy-aware techniques
by: Wang, Alice, 1975-
Published: (2005) -
PVT-Aware Ultra-Low Voltage Digital Controlled Voltage Regulator Design for Ultra-Low-Power (ULP) DVFS Systems
by: Wu, Pei-Chen, et al.
Published: (2013) -
Design of Energy Harvesting Chips with Low Input Voltage for IoT Applications
by: Hung-HsienWu, et al.
Published: (2019) -
Design and Evaluation of a Low-Power On-Chip Network Based on Dynamic Voltage Scaling with Links
by: Chao-Hung Chang, et al.
Published: (2003)